
60
32117DS–AVR-01/12
AT32UC3C
7.7
Flash Characteristics
Table 7-15 gives the device maximum operating frequency depending on the number of flash
wait states. The FSW bit in the FLASHC FSR register controls the number of wait states used
when accessing the flash memory.
Table 7-15.
Maximum Operating Frequency
Flash Wait States
Read Mode
Maximum Operating Frequency
0
1 cycle
33MHz
1
2 cycles
66MHz
Table 7-16.
Flash Characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
tFPP
Page programming time
fCLK_HSB = 66MHz
4.3
ms
t
FPE
Page erase time
4.3
tFFP
Fuse programming time
0.6
tFEA
Full chip erase time (EA)
4.9
t
FCE
JTAG chip erase time (CHIP_ERASE)
f
CLK_HSB = 115 kHz
640
Table 7-17.
Flash Endurance and Data Retention
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
NFARRAY
Array endurance (write/page)
100k
cycles
N
FFUSE
General Purpose fuses endurance (write/bit)
1k
cycles
t
RET
Data retention
15
years